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ABSTRACT
Microwave GaAs MESFET Nonlinearity
and Large-Signal Modeling
by
Yan He

The nonlinearity analysis for a 0.5µm gate length microwave GaAs
metal-semiconductor field-effect transistor (MESFET) by HP85150B
Microwave Design System was investigated. The analysis starts with the
construction of a large-signal MESFET equivalent circuit model. This model
consists of bias dependent elements that were extracted by the optimization
of DC and small-signal S-parameter measurement data. The details on this
construction procedure are included in this work. The MESFET third-order
intermodulation distortion was then simulated by HP85150B Microwave
Design System. Reasonable agreement was obtained between simulation and
measurement results. Microwave GaAs MESFET nonlinearity principles and
large-signal modeling technique review are also presented. Finally, the basis
for a physics-based large-signal analytical model is outlined to the interests of
a transistor or MMIC design engineer who is concerned in the microwave
performance as function of device design parameters such as gate length and
channel doping.

Microwave GaAs MESFET
Nonlinearity and Large-Signal Modeling

by
Yan He

A Thesis
Submitted to the Faculty of
New Jersey Institute of Technology
in Partial Fulfillment of the Requirements for the Degree of
Master of Science
Department of Electrical and Computer Engineering
January 1993

APPROVAL PAGE
Microwave GaAs MESFET
Nonlinearity and Large-Signal Modeling
Yan He

Dr. Edip Niver, Thesis Advisor
Associate Professor of Electrical and Computer Engineering, NET

Dr. Kuohsiung Li, Committee Member
Manager of Device & Material Development, Anadigics, Inc.

Dr. Gary Wu, Committee'Member
Assistant Professor of Electrical and Computer Engineering, NJIT

BIOGRAPHICAL SKETCH
Author: Yan He
Degree: Master of Science in Electrical Engineering
Date: January 1993

Undergraduate and Graduate Education:
• Master of Science in Electrical Engineering,
New Jersey Institute of Technology, Newark, NJ, 1993
• Bachelor of Science in Physics,
Zhongshan University, Guangzhou, P. R. China, 1982
Major: Electrical Engineering
Publications:
He, Y., B. W. Liang, N. C. Tien, and C. W. Tu. 1992. "Selective Chemical
Etching of InP Over InAlAs." Electrochem. Soc. 138(7): p.2076.
Ho, M. C., Y. He, T. P. Chin, B. W. Liang, and C. W. Tu. 1992.
"Enhancement of Effective Schottky Barrier Height on n-Type InP."
Electronics Letters. 28(1): p.68.
Feuer, M. D., Y. He, S. C. Shunk, J-H Huang, T. A. Vang, K. F. BrownGoebeler, and T. Y. Chang. 1991. "Direct-Coupled FET Logic Circuits on
InP." IEEE Electron Device Letters. 12(3): p.98.
He, Y., G. Lee, and Q. Zhen. 1987. "Silicon Microwave Monolithic
Integrated Circuits." Semiconductor Information. 2: p.11.

iv

ACKNOWLEDGMENT

The author wishes to express his sincere gratitude to his supervisor,
Dr. Edip Niver, for his guidance, friendship throughout this research.
Special thanks to Dr. Kuohsiung Li of Anadigics Inc. for her interest in
this work and in supplying the GaAs MESFET experimental data.
And finally, the author acknowledges Dr. Gary Wu for his helpful hints
on the use of HP85150B Microwave Design System.

TABLE OF CONTENTS
Chapter

Page

1 INTRODUCTION

1

2 NONLINEARITY BASIS OF A GaAs MESFET

4

2.1 Nonlinear Behavior of an Amplifier

4

2.2 Fundamental Limitation on Linearity

6

2.3 Microwave GaAs MESFET Nonlinearity

9

3 LARGE-SIGNAL MODELING TECHNIQUES OF A MESFET

14

3.1 Small-Signal Equivalent Circuit Model

14

3.2 Several Large-Signal Modeling Techniques

16

3.2.1 Willing Type Large-Signal Model

16

3.2.2 Curtice Large-Signal Model

18

4 MESFET R240522 LARGE-SIGNAL MODEL CONSTRUCTION

22

4.1 Determination of Parasitic Resistance Rs, Rd, and Rg
by Fukui DC-Approach

22

4.2 Determination of Parasitic Inductance Lg, Ls, and Li
by "Cold-FET" S-parameters

28

4.3 Determination of Bias Dependent Elements

29

4.4 Element Bias-Dependent Functions

44

4.5 Large-Signal Model for MESFET R240522

49

5 MICROWAVE GaAs MESFET NONLINEARITY SIMULATION
AND MEASUREMENT

56

5.1 Intermodulation Measurement Setup in HP85150B MDS

56

5.2 Simulation and Measurement Results

58

6 CONCLUSIONS

66

APPENDIX

68

REFERENCES

75

vi

LIST OF TABLES
Table

Page

3.1 Curtice Cubic Model Parameter Table Form in HP85150B MDS

21

4.1 Linear Region Drain-Source Resistance Rds as Function of Vgs

26

4.2 Optimized Parasitic Element Values for R240522

29

4.3 Touchtone Format S-parameters

30

4.4 Optimization Goals for S-parameter Optimization

32

4.5 Optimization Method for S-parameter Optimization

33

vii

LIST OF FIGURES
Figure

Page

2.1 Microwave Amplifier Power Transfer Characteristics
and Nonlinearity

5

2.2 Two-Port Amplifier

7

2.3 Nonlinear DC-Characteristics of a MESFET

10

2.4 MESFET Structure and Output Characteristics

12

3.1(a) MESFET Small-Signal Equivalent Circuit

15'

3.1(b) Physical Origin of the Circuit Elements of the MESFET

15

3.2 Willing Large-Signal Equivalent Circuit

17

3.3 Curtice MESFET Large-Signal Equivalent Circuit Model

19

4.1 Measured MESFET R240522 Output Ids-Vgs Characteristics

23

4.2 Measured MESFET R240522 Gate Transfer Characteristics Ids. -Vgs 24
4.3 Total Drain-Source Resistance Rds as Function of

χ

25

4.4 Gate Current Measurement for Rs, Rd, and Rg

27

4.5 Curtice Cold-PET Equivalent Circuit Model

29

4.6 Small-Signal Equivalent Circuit Model Before Optimization

31

4.7 Modeled and Measured S-parameter Comparison
for MESFET R240522

34

4.8 Optimized Element Values for the Small-Signal
Equivalent Circuit

35

4.9(a) Gate-Source capacitance Cgs Bias Dependent Characteristics

37

4.9(b) Gate-Source Resistance Ri Bias Dependent Characteristics

38

4.9(c) Drain-Gate Capacitance Cdg Bias Dependent Characteristics

39

4.9(d) Drain-Source Capacitance Cds Bias Dependent Characteristics

40

4.9(e) Drain-Source Resistance Rd, Bias Dependent Characteristics

41

4.9(f) Transcondance gm Bias Dependent Characteristics

42

viii

Figure

Page

4.9(g) Delay Time t Bias Dependent Characteristics

43

4.10 MERIT Curve Tracer Setup in HP85150B MDS

47

4.11 Simulated and Measured MESFET R240522
Output Characteristics Comparison

48

4.12 Symbolically-Defined Device (SDD) for Cgs

50

4.13 Symbolically-Defined Device (SDD) for Ri

51

4.14 Symbolically-Defined Device (SDD) for Ids

52

4.15 Symbolically-Defined Device (SDD) for Rds

53

4.16 MESFET R240522 Large-Signal Equivalent Circuit Model

54

5.1 MESFET Intermodulation Measurement Setup in HP8515013 MDS

57

5.2 Simulated MESFET R240522 Output Power Spectra

59

5.3 Simulated MESFET R240522 Power Transfer Characteristics

60

5.4 Power Gain and Gain Compression Simulation Results

61

5.5 Third-Order Intercept Point Power TOT and Power Added Efficiency
62
PAE Simulation Result
5.6 Simulated and Measured Result Comparison for
Input TOT as Function of Ids

63

A.1 The Three Parts in a MESFET Active Channel Region

70

Chapter 1

INTRODUCTION
Linear amplification has been an important and vital aspect in various
analog microwave applications. The spurious emission level should be
expected to be very small for a high performance receiver/amplifier
system which enables the successful processing of input signals. A
microwave amplifier comprises of passive (e.g. resistors, capacitors and
inductors) and active devices (e.g. diodes, transistors). The presence of
active components causes the response to be nonlinear since the terminal
current is a complicated function of the terminal voltage.
Microwave monolithic integrated circuit (MMIC) is one of the rapidly
developing circuit technologies at microwave frequencies. The passive and
active devices in MMICs are integrated on a semiconductor substrate such as
GaAs wafer. Optical or electron beam lithography enables micron or
submicron structures in the MMICs. The small parasitic effects due to the
small volume along with the high electron mobility in GaAs material makes
the GaAs MIMIC very attractive for high speed and wide-band applications.
GaAs-based metal-semiconductor field-effect transistor (MESFET) is
the key component in GaAs MMICs. Its cut-off frequency can be as high as
25 GHz. The GaAs MESFET linearity design is thus an important issue in the
development of linear amplification MMICs. While other compensation
techniques such as feedback self-adjusting, feed forward and cubic
predistortion can be applied to improve the MMIC linearity, a highly linear
MESFET is still essential. The MESFET linearity design involves transistor
physics, intermodulation measurements and computer simulations based on a
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large-signal model. Although many contributions have been made to this
aspect, the importance of this subject motivates this research to establish a
procedure for the MESFET nonlinearity analysis and design in a practical
application environment.
HP 85150B Microwave Design System (MDS) developed by HewlettPackard is a powerful CAD tool suitable for linear and nonlinear circuit
simulations. The basic power transfer characteristics Po~Pi of the MESFET
can be determined by this software. The important microwave nonlinear
parameters such as 1-dB compression point power

P 1dB

and third-order

intercept point power TOI are then obtained from this transfer characteristics.
An important aspect of GaAs MESFET nonlinearity analysis is the
availability of a large-signal model. Several approaches have been applied to
establish a large-signal model for a MESFET:
1. A large-signal model whose topology is the same as a small-signal
one. The nonlinear behavior is represented by about four bias-dependent
circuit elements. The bias-dependent functions can be obtained by curve
fitting techniques as described by Willing [1] and Rauscher [2] in 1978 and
1979, respectively;
2. Curtice model [3] in which gate-source and drain-gate current
sources are included. The gate capacitance Cgs and drain current source Id are
represented by pre-defined empirical equations. The parameters in the
equations are also obtained by curve fitting techniques;
3. A physics-based large-signal model that is derived from the basic
charge transport equations in the MESFET channel. No simplified
assumption is made to the large-signal characteristics, and it is quite an
accurate large-signal model ever since [4-7]. The basis of this model is given
in Appendix.

3

In this work, the nonlinearity analysis and design for a 0.5 µm gate
length ion-implanted GaAs MESFET by HP85150B MDS was investigated.
A Willing type large-signal equivalent circuit model [1] was constructed upon
small-signal S-parameter measurements and DC-measurements along with
the application of modified Curtice empirical equations. The intermodulation
characteristics of the MESFET were obtained by HP85150B MDS. The
results were compared with actual intermodulation measurements made at
Anadigics Inc. The basic nonlinear principle, details on the equivalent circuit
extraction procedure, nonlinearity simulation results, and future work
directions on physics-based model are presented.

Chapter 2

NONLINEARITY BASIS OF A
GaAs MESFET
2.1 Nonlinear Behavior of an Amplifier
As a signal (fundamental) is applied to the input of a ideally linear amplifier,
the output power should have varied linearly with the input signal as long as
the input signal is above the minimum detectable level (limited by the noise
figure). Since the DC power supply can not be infinitely large, however, the
output power tends to saturate at a certain input power level as shown in
Fig.2.1 (a). If nonlinear active devices are included in the amplifier, the
saturation will occur at even smaller input power levels. This saturation effect
results in a nonlinear behavior which leads to the creation of the high-order
harmonics ( or spurious emissions) as shown in Fig.2.1(b).
The linear variation region in this power transfer characteristics is
referred as the dynamic range. The lower-limit of the dynamic range depends
upon the amplifier's noise figure F. The upper-limit of the dynamic range is
characterized by I-dB compression point output power,

P 1 dB,

at which the

output power was compressed by l-dB below the extrapolated linear output
power curve (or the power gain dropped by below the one in a linear
region). P 1dB is one of the most important parameters which characterizes the
microwave linear amplifying device. It represents the power capability of the
linear amplifier. A larger P 1dB indicates a larger linear dynamic range.
The standard method to evaluate the nonlinearity is to apply two equal
amplitude input signals called fundamentals (f1 and f2) at the input and
measure the intermodulation product level at the output by a spectrum
4

5

analyzer (two-tone method ) [8]. The output power spectra is shown in
Fig.2.1(b), where f1 and f2 are the fundamentals, 2f1 and 2f2 are the second
harmonics, 3f1 and 3f2 are the third harmonics, f1 ± f2 are the second-order
intermodulation products, 2f1 ± f2 and 2f2 ± f1 are the third-order
intermodulation products.

(a) (b)
Figure 2.1

Microwave Amplifier Power Transfer Characteristics and Nonlinearity

The third-order intermodulation product 2f1 - f2 or 2f2 - f1 are the ones
most close to the fundamental signals and fall within the amplifier pass-band,
producing distortion at output. The power level of this intermodulation
distortion (IMD) product is also plotted as a function of input power Pin in
Fig.2.1(a). The linear amplifier design requires this 3rd-order IMD curve to
be as below the fundamental curve as possible. This leads to another
important parameter for the characterization of a linear amplifier --- third
--- order intercept point power (TOI) which is defined as the linear extrapolation
intercept point of the fundamental power curve and 3rd-order IMD power
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curve. A larger TOT indicates a lower level 3rd-order intermodulation
product. By a simple geometrical calculation, the TOT is related to the output
power of one of the tones Po and the third-order product level PIMD3 by
Po + (Po - PIMD3 ) / 2 (1)

TOI =

Practically, TOI at the input terminal is also measured to characterize a
linear amplifier.

2.2 Fundamental Limitation on Linearity
As described by Perlow [9], even if the amplifying device were ideally linear,
gain compression (or power saturation) would still occur as long as the dc
power supply remained unchanged. This is easily understood by the
following energy conservation analysis:
Considering a two-port amplifier of Fig.2.2, no assumption about the
linearity of the amplifier is made. The total input power to the amplifier must
be equal to the total output power:
Pdc
Power gain

Gp

o

Pdiss
= = Po + Pdiss (2)
Pin + Pdc

is defined as
Gp = P / Pin (3)

The dissipated power Pdiss is given by
- (Gp - 1) Pin (4)
If the power gain Gp were to remain constant and greater than unity,
then at some level of input power the dissipated power Pdiss would become
negative. This is clearly impossible and, therefore, the power gain must be
compressed unless the dc power supply is infinitely large. This conclusion is
independent of the amplifier nonlinearity. Practically, the dc power supply to
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an amplifier can not be infinitely large. The gain compression or power
saturation is thus a fact no matter how linear is the amplifier.

Figure 2.2 Two Port Amplifier

Because of the power saturation, as the input signal amplitude is
increased, the output of the amplifier will become increasingly distorted.
Then, the transfer characteristics is no longer linear. It can be represented by
an infinite series

Po = ∑ꝏ kn Pnin (5)
n=1

where the coefficients of the transform network function k„ are generally
complex quantities.
In the linear region of small input power level, only the first term of the
expansion is non-zero. Then
(6) + k3 P3in (7)
PoPo≈ ≈k1 k1
Pin Pin
+ k2 P2in
In slightly nonlinear region, the transfer characteristics can be represented by
the first three terms

This is an important approximation that will lead to the concept of the third-
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order intermodulation components as mentioned in Section 2.1.
If the input to the amplifier consists of two sinusoidal type signals
and f2, the high order terms in Eq.(7) will create new frequency components.
The first order term reproduces two fundamental signals f1 and f2. The
second order term creates output signals at the second harmonic 2f1 and 2f2
as well as f1-f2 and f1+f2. They are all located outside the amplifier passband.
The third order term creates output at frequencies 3f1, 3f2, 2f1+f2, 2f2+f1
as well as 2f1-f2, 2f2-f1 and exactly at fundamental input frequencies f1 and f2.
The components 2f1-f2 and 2f2-f1 are so important since they are very
close to the input frequencies and usually fall within the passband of the
amplifier and can not be filtered out. These components are called third-order
intermodulation distortion products.
The components that are exactly at the input frequencies f1 and f2 will
add vectorially to the output produced by the first order term. If the phase of
the component created by the third order term is 180 degrees out of phase
with that produced by the first order term, the output power at that frequency
will be compressed. Since the output amplitude of the signal created by the
third order term is a function of input signal level, this reduction in output
amplitude will increases as the input signal level increases. This is known as
gain compression or power saturation.
If the output component created by the third order term is not 180
degrees out of phase with the component produced by the first order term,
then the output power amplitude and phase will all be functions of the input
signal level. The change in output amplitude when the input level is changed
is so called AM to PM conversion. The change in output phase angle when
the input level is changed is known as AM to PM conversion.
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The above analysis shows that the high order intermodulation distortion
is the natural consequence of power saturation or gain compression.

2.3 Microwave GaAs MESFET Nonlinearity
As described above, gain compression or power saturation exists for all
amplification schemes whether they are linear or nonlinear. The use of active
devices will speed-up the power saturation and worsen the amplifier linearity.
For a GaAs microwave amplifier, the GaAs MESFET linearity is thus so
important that it is necessary to address the nonlinear sources in the
MESFET.
A typical MESFET output characteristics is shown in Fig.2.3(a). Two
nonlinear behaviors are observed from the figure. The first one is the
transconductance nonlinearity, gm. Note that at both low Ids and high Ids
regions, the variation of Ids with Vgs at a fixed drain voltage Vds becomes
very non-uniform. The variation of Ids with Vgs is thus not a linear function.
This is known as nonlinear gate transfer characteristics and is shown in
Fig.2.3(b). Another way to describe the nonlinear gate transfer characteristics
is by the use of transconductance gm that is defined as the variation of Ids with
Vgs at a fixed drain voltage Vds:

= ∂Ids /∂Vgs │Vds (8)

The nonlinear variation of gm with Vgs is shown in Fig.2.3(c).
The second nonlinear behavior is the output resistance nonlinearity, Rds.
It is noticed that the Ids current increases rapidly with drain voltage Vds at high
drain voltage region since it is near the drain breakdown region. Thus, the
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Figure 2.3

Nonlinear DC-Characteristics of a MESFET

variation of Ids with Vds at a fixed gate voltage results in a nonlinear behavior.
The
soutput drain-source resistance Rds is defined a

And the nonlinear variation of Rd,gm
with Vds at a fixed gate voltage is shown in
Fig.2.3(d).
= ∂Ids /∂Vgs
(10)│Vds

(9)

In the two nonlinear behaviors described above, the gm nonlinearity is
the most important one since it directly relates the MESFET output vo to the
input v, variation. If the load resistance is RL, then the MESFET output
voltage is
vi
v
o = gm RL
If the input signal vi is the combination of two equal-amplitude tones f1 and
f2, then the gm nonlinear behavior can produce third-order intermodulation
distortion at 2f1-f2 or 2f2-f1 as described in Section 2.2. By Taylor expansion
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of Eq.(10), Parker [10] has shown that the third-order intercept point power
TOI is given by
TOI = 8 g3m RL (d2gm /d v12 )-1
(11)
Hence, the second derivative of transconductance gm can be used to predict
the third-order intermodulation. From Eq.(8), gm is the derivative of drain
current with respect to the gate potential. This implies that the third derivative
of drain current can also be used to predict the third-order intermodulation
distortion.
It becomes clear that to obtain a highly linear MESFET, a technique to
maintain a constant transconductance gm over a large gate voltage swing must
be developed. It has been found that [11] the linearity of a depletion-mode
MESFET can be improved substantially by heavily doping the channel near
the buffer layer and lightly doping the channel near the gate surface. Since the
lower electron mobility near the buffer layer that limits the channel current
near pinch-off region can be compensated by providing more electrons
through this grading doping technique, this approach enhances the current
capability in this region and offers a nice flat transistor Ids-Vds
ds output
characteristics as shown in Fig.2.4(b). The transconductance gm is seen to be
a constant over the variation of Vgs. Obviously, large maximum drain current
(I )max and high breakdown voltage BVds will lead to an even more linear
MESFET since the AC-current and voltage can swing over a larger range
without suffering distortion.
As described in reference [11], a grade doped channel can provide a
highly linear MESFET with a constant transconductance gm. This is based
upon the following analysis:

12

gm≡

Transconductance,

Depletion
∂I
/ ∂Vgs ≡ depth,

(12)

d
)
s (Vg dd / W ∂dsat εrʋ εo ≡ s ∂Vg ds/ εo(Vgs
εr / q 1/ ddNd (dd)

Gate capacitance,

Figure 2.4

(13)

Cgs ≡ εo εr LgW /dd(Vgs) (14)

MESFET Structure and Output Characteristics

where ʋsat is the saturation velocity, Lg is the gate length, W is the gate
width,

is the doping concentration
Nd
in the (
channel, dd (Vgs)
dd) is the

depletion depth under the gate which is the function of applied gate voltage.
High linearity at DC implies a constant gin. From Eq.(12), if dd (Vgs) is
insensitive to the gate voltage variation, constant gm can be obtained. From
Eq.(13), this can be realized by lightly doped channel near the gate (increase
depletion depth dd ) and highly doped channel near the buffer layer (increase
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doping concentration Nd ). By adjusting the ion-implanted doping profile in
the channel, this goal can be achieved.
Even though a large dd will reduce gm, the RF performance can still be
maintained
since fT α gm
/ Cgs
/ =
ʋsat

Lg is a constant.

At microwave frequencies, the linearity will be characterized by a low
3rd-order intermodulation level and the S-parameters insensitive to the bias
voltages.
One of the benefits of heavily doping the channel near the buffer layer
is a low noise. Since minimum noise figure is usually obtained when the FET
is biased near pinch-off region and noise figure is inversely related to gm, this
doping technique can increase gm near pinch-off and hence the noise figure is
reduced.
In summary, constant gm, S-parameters insensitive to the bias points,
and lower intermodulation product level have to be satisfied to realize a
highly linear field-effect transistor.

Chapter 3
LARGE-SIGNAL MODELING
TECHNIQUES OF A MESFET
The goal of this thesis is to predict the nonlinear response of a MESFET by
using HP85150B Microwave Design System. The information will be helpful
in the design of the microwave linear GaAs MESFET. However, the success
of CAD simulation relies heavily on an accurate transistor model. The
nonlinear simulation requires a large-signal model. Though a small-signal
model is not adequate for nonlinear characterization, it is still the basis for the
construction of a large-signal model.

3.1 Small-Signal Equivalent Circuit Model
A small-signal lumped element equivalent circuit model operating at
saturation region is shown in Fig.3.1(a) with the corresponding physical
origin as shown in Fig.3.1(b). This model is capable of modeling the
MESFET microwave performance up to 26 GHz.
In the figure, Rg, Rs, Rd, Lg, Ls, Ld are the parasitic resistances and
inductances of the gate, source, and drain, respectively. Cin and Cout are the
capacitances of input and output bonding pads to substrate. Cgs, Cdg, Cds, R1,
Rd„ gm, and τ should have been the bias dependent elements. However, they
are assumed to be constants in a small-signal model since the device is
operated only in a linear, flat region of the MESFET output characteristics,
and the input signal swing is very small. Cgs is the gate barrier capacitance
from gate to source. Since channel has resistance, a resistance Ri is in series
with Cgs. Cgs and Ri comprise a RC circuit. Its charge and discharge will
14
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limit the MESFET frequency performance. τ is the electron transit time under
the gate which is equal to CgsRi.
Cdg

is the gate capacitance between drain

Figure3.1(a) MESFET Small-Signal Equivalent Circuit

Figure 3.1(b) Physical Origin of the Circuit Elements of the MESFET
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and gate which represents the feedback from drain to gate and leads to
frequency gain. Cgs and Cdg are actually two
reduction ofhigh
MESFET
portions of the same gate barrier capacitance. Rds is the intrinsic resistance
between drain and source. Ids is the gate voltage controlled drain current
source. It is actually controlled by the voltage across Cgs at higher
d Rs,
s
frequencies. The parasitic resistances R
Rg,

in the model are determined

,
byLFukui dc-measurements [12], while parasitic
inductances Lg,

Ld are

extracted by "cold-FET" ( drain voltage Vds = 0) S-parameter optimization
[3]. The rest of the parameters are extracted by "hot-MESFET" (drain voltage
Vds ≠ 0) S-parameter optimization [3]. The optimization matches the

calculated and measured S-parameter data until the required error is met.
Since the model is a small-signal one and the input signal is varied only in a
very small range around the operating bias point, all the elements are
supposed to be constants. Thus only one set of S-parameters at one Vgs and
Vds bias point in the linear saturation region is needed to extract the model.

3.2 Several Large-Signal Modeling Techniques
It is obvious that the assumption of constant elements in a small-signal
equivalent circuit model will not be valid for the large-signal case since the
large input signal will easily sweep into the nonlinear regions of the MESFET
output Ids-Vds characteristics. Several techniques were then proposed for the
construction of a large-signal equivalent circuit model.

3.2.1 Willing Type Large-Signal Model [1,2]
In 1978, Willing proposed a large-signal model [1] in which the topology is
the same as that of the small-signal model described above. The only
difference is that the bias dependent elements Cgs, Cdg, Cds, Rds, gm, andτ
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have to be incorporated into the model.

Figure 3.2

Willing Large-Signal Equivalent Circuit

The dependence of these elements on bias voltages Vgs and

Vds

are

obtained by measuring the MESFET S-parameters under various frequency
and bias conditions and then fitting simulated S-parameters to measured Sparameters. The bias dependent functions of the elements are obtained by
curve fitting technique. From his research, only four elements are found to be
the most bias dependent. They are gm (related to Ids), Cgs, Ri, and
other elements Cds
Cdg and

Rds .

The

can be assumed to be practically linear. Actually,

these two capacitances are very small in values. The large-signal model is
shown in Fig.3.2 where the elements in square represent the bias dependent
nonlinear elements. Also, the dependence of Cgs
gs and Ri on only Vgs is always
assumed since the bias dependent results show that Cgs and Ri have strong
dependence on V while dependence on Vds
is small.
The above functions, however, are obtained under static bias
conditions. Under normal high frequency operation, the MESFET is in a
dynamic state. The instantaneous function expressions for the elements have
to be expressed explicitly. Rauscher's research [2] provides clear
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relationships between the instantaneous and the static expressions. These
relationships are given as follows, where x denotes the instantaneous element
expression while z denotes the static element expression:
For Cgs:
Cgs
(V

gs ,

gs

( i

Vds)
Ri(15)
= Ri
VVgs)
gs,(Vgs,
V=dsCgs
)Vgs)
((Vgs,
gm

For Ri:
V gs
) (16)
= 1/Vds ∙∫Vds
gds,0V dsVgs,
v)dv (17)
For gm:

= 1/Vds ∙∫Vdsgds 0 Vgs, v)dv (18)

As for Rds, it is equal to 1/gds, where gds is given by

3.2.2 Curtice Large-Signal Model [3]
Curtice large-signal model is the one most commonly used in commercial
CAD packages such as MWSPICE, HP85150B MDS, etc. The circuit
topology is shown in Fig.3.3.
The feature of this model is the existence of two voltage-controlled
current sources at both gate-source and gate-drain junctions. igs represents
gate current that occurs when the gate-source junction is forward biased.

idg

represents the drain-gate avalanche current that can occur at large-signal
operation. They are usually represented by a linear junction model:
(19)

F R / bi V - s Vg =
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Figure 3.3

Curtice MESFET Large-Signal Equivalent Circuit Model

where Vbi is the built-in voltage and RF is the junction forward resistance.
and
-

dg + VB /idgR1 (20)

Where V
VB = VBR

+ R2= ∙ Ids,is the junction reverse breakdown voltage, R1 is

the approximate breakdown resistance and

R2

is the resistance relating the

breakdown voltage to the channel current.
Cgs and Cdg are represented by pn-junction capacitance model:

Cgs0 / √1- Vgs / Vbi (21)

Cgs =

dg0 / √1- dg / Vbi
and

(22)

dg
.

where Cx0 denotes zero bias capacitance.
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Other parameters Ri,
Rds

and Cds will be given as constants determined

by small-signal S-parameter optimization.
The important nonlinear source is the voltage controlled drain current
source Ids.
Ids
ds Curtice gave two empirical expressions for the drain current
source.
The first one is a square-law relationship and is called Curtice quadratic
model:
= ß1 ( Vgs — VTO)22 ( 1++A3V1
λV
α 3)) tanh(

)

(23)

where VTO is the threshold voltage of the MESFET. ß1, λ, and α are the
fitting parameters determined by DC-measurements. The disadvantage of this
model is that it can not model the Ids nonlinear behavior accurately in high Ids
region.
The second expression for the drain current is a cubic approximation
and is called Curtice cubic model:
= ( A0
where
ß2

tanh
( γ+ Vds ) (24)
A2A1V1
V1

V1 = VgsVds0
[1+
- Vds )] (25)

and Vdso is the drain-source voltage where parameters, A0
A1,
A2 and
A3
are
evaluated.
In a commercial CAD package, the Curtice model is usually given by a
set of parameters as shown in Table 3.1. Some of these parameters can be
determined from the above equations.
The difference between Curtice model and Willing model is that the
Curtice model uses empirical equations to fit the model as well as the
inclusion of gate-source and drain-gate current sources to represent the
breakdown mechanism.
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Compared with Willing model, an extra avalanche breakdown
measurement must be carried out to determine the fitting parameters. Also,
Curtice model reveals less physical behavior of model elements' variation
ds
with
bias voltages Vgs and Vds . If one needs to understand more about the
model elements and fully explore the CAD package, Willing model is the
candidate.
Table 3.1 Curtice Cubic Model Parameter Table Form in HP85150B MDS
CMPI

In this work, a Willing type large-signal model is constructed upon dc
and S-parameter measurements. Modified Curtice empirical equations were
developed to fit the measured element values as functions of bias voltage Vgs
and

s.

This model gives a quick turn-out and reasonable accuracy.

Furthermore, the construction of the model provides an opportunity for fully
understanding of the HP85150B Microwave Design System.

Chapter 4
MESFET R240522 LARGE-SIGNAL
MODEL CONSTRUCTION
The details on the construction of MESFET R240522 large-signal model will
be discussed in this Chapter. DC and small-signal S-parameter measurement
data at various bias points were first provided from measurement carried out
in Anadigics Inc. The equivalent circuit topology used is the Willing type as
shown in Fig.3.2 which is based upon the small-signal equivalent circuit of
Fig.3.1(a). The construction is carried out in the environment of HP85150B
Microwave Design System and ORIGIN curve-fitting software.
4.1 Determination of Parasitic Resistance
Rd, and Rg by Fukui DC-Approach
Rs,
The determination of the parasitic resistance Rs, Rd, and Rg is the first step
for the construction of a large-signal model. Fukui approach [12] is a
common technique for the determination of the resistance. This approach is
based upon the MESFET output Ids-Vds
Ids Vds characteristics. The measurement
results of this characteristics for R240522 is shown in Fig.4.1.
VMESFET at which the drain current
TO The threshold voltage
of the
dropped to zero must be first available. It is determined from the gate transfer
characteristics Ids-Vgs at a fixed drain voltage

This Vds is usually chosen

in the flat region of the MESFET output Ids-Vds characteristics of Fig.4.1. The
gate transfer characteristics Ids-Vgs at drain voltage Vds=3V is shown in
Fig.4.2. By linear extrapolation of the curve in the figure, the intercept point
at

= 0 gives the threshold voltage as VTO= + 0.05 V.
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Figure 4.1 Measured MESFET R240522 output Ids-Vds characteristics.
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Figure 4.2 Measured MESFET R240522 gate transfer characteristics Ids-Vgs.
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Figure 4.3 Total drain-source resistance Rds as function of χ.
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Rds
Ri,
R
and Cds Rds in the linear region of Fig.4.1 is a
The total drain-source
resistance
linear function of χ:

d

) + kχ

=

(=Rs1/ 1-+ √Vbi - Vgs / Vbi + VTO (26)
χRds
(27)

where χ is defined as

The built-in voltage Vbi for Au-GaAs gate barrier is about 0.75V. The
total drain-source resistance Rds in the linear region of Fig.4.1 can be
calculated as Rds=Vds/Ids for different gate voltages from +0.1V to +0.4V.
These results are shown in Table 4.1 and plotted in Fig.4.3.

Table 4.1. Linear Region Drain-Source Resistance Rds as Function of Vgs
Vgs (V)

0.1

0.2

0.3

0.4

χ

14.28

6.85

4.37

3.10

Rds (SI)

250

125

83

63

By linear extrapolation of the plot of Fig 4.3 to the ordinate, the
intercept with Rds-axis gives combined parasitic resistance as
Rs +

= 10.004 Ω

(28)

In order to separate Rs and Rd and determine Rg, gate current
measurement at three different grounding conditions, i.e. source grounding,
drain grounding and source/drain combined grounding, must be made. These
measurement results are shown graphically in Fig.4.4.
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Figure 4.4 Gate Current Measurement for

,

, and

From Fig.4.4(a) and Fig.4.4(b), RS-Rd
- Rs
RS
Rd
Rg
R1R
R3
Rdd is given by
1 // R2 (30)

2 (Ω) (29)

From Fig.4.4 (a), (b) and (c), Rg is given by
=

Equations (28), (29) and (30) will give the results for three parasitic
resistances.
For simplicity, however, R
and

are assumed to be the same since

the MESFET should be symmetrical on both source and drain sides. This
assumption will give Rs and Rd based on only Eq.(27) as

=5Ω and Rd=5Ω.

As for Rg, it is can be calculated from gate geometrical dimensions and
the gate material resistivity ρ by
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2
pz
≈ hZ g L /3
(31)
where z is the unit width of the gate metalization, Z is the total gate width, h
is the metalization thickness, and Lg is the gate length. For R240522, z=100µ
, Z=200µ
, h=1.5µm,
m.
The
gate metalization material is
m and
Lg=0.5µ
Au-based. By using the Au resistivity p = 2.44E-6 Ω-cm, the gate resistance
Rg is≈ calculated as
Rs
R
.0ΩΩ1.52Ω
1.5
5
.
In summary, Fukui approach provides the following initial values for
the parasitic resistances:/
d

Rg ≈≈

These values will be further evaluated by "cold-FET" S-parameter fitting.

4.2 Determination of Parasitic Inductance
Ls, and Ld by "Cold-FET" S-parameters
Lg,
In the case of zero drain bias, i.e. Cold-FET, the equivalent circuit for the
MESFET is much simpler since there is no voltage dependent current source.
This circuit is suitable for the determination of parasitic inductances Lg, Ls,
s,
Ld.
It is also used to finalize
R
the parasitic resistances R
Rdd, and Rg. The
cold-FET model of Curtice [3] is shown in Fig.4.5.
By calculating the S-parameters of the cold-FET model and matching
with the measured S-parameters, parasitic elements Ls, Ld, and Rs, Rd, Rg
can be extracted. The initial values for the Rs, Rd, and Rg are from Fukui
measurements as described in Section 4.1. Four sets S-parameters at bias
Vds=0V and Vgs=0, 0.1, 0.2, 0.3V are optimized to obtain more accurate
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results as shown in Table 4.2. The average values in the table will be used for
the construction of the large-signal model later.

Figure 4.5 Curtice Cold-FET Equivalent Circuit Model

Table 4.2 Optimized Parasitic Element Values For R240522
(Vds = OV, S-parameters Ranged From 2.5-25 GHz)
Vgs(V)

Rs (Ω)

Rd (Ω)

Rg (Ω)

Ls (nH)

Ld (nH) Lg (nH)

0.0

5.028

10.000

2.585

0.001

0.119

0.053

0.1

1.000

7.327

5.366

0.002

0.058

0.076

0.2

1.721

7.806

2.850

0.026

0.117

0.082

0.3

1.000

6.456

3.392

0.004

0.054

0.094

7.78

3.54

0.0082 0.087

Average 2.22

0.0763

4.3 Determination of Bias Dependent Elements
The S-parameter optimization at full-bias will be used for the extraction of
the bias dependent elements Cgs, Ri, Cdg, Cds, Rds, gm and τ. The dependence
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functions will be obtained by curve fitting technique. The circuit topology is a
Willing type as shown in Fig.3.2 that is based on the small-signal model of
Fig.3.1(a). The small-signal S-parameters available are ranged from 2.5GHz
to 25 GHz and under various bias conditions.

bias was chosen at 0.0,

+0.1, +0.2, +0.3, and +0.4V. Under each Vgs, the drain bias Vds
Vgs was chosen
at 0.0, 0.5, 0.75, 1.0, 1.25, 2.0, 3.0, 4.0, 5.0, 6.0, and 7.0 V. The bias points
cover all the regions across the output Ids-Vds characteristics of Fig.4.1. There
are totally 55 sets of S-parameter used for the extraction.
A typical S-parameter optimization process on HP85150B MDS is
given as follows:
The measured S-parameters were first read into the dataset in
HP85150B MDS. In order to be read by HP85150B MDS, the S-parameters
must be in a Touchtone format as shown in Table 4.3. They follow the order
of
f

mag(S11)

Pha(S11)

mag(S21)

Pha(S21)

mag(S12)

Pha(S12)

mag(S22) Pha(S22).
Table 4.3
IDS=
MHz
2500
3000
3500
4000
4500
5000
5500
7000
9000
11000
13000
15000
17000
19000
21000
23000
25000

Touchtone Format S-parameters

1.3160e-003 DELI=0.0 VDS= 3.0000e+000
R 50
S
MA
0.922 -43.228
0.028
0.990 135.104
0.035
0.894 -50.404
0.936 127.417
0.042
0.858 -57.517
0.891 120.203
0.044
0.829 -64.237
0.840 113.479
0.047
0.801 -69.669
0.781 106.941
0.769 -75.750
0.050
0.741 101.840
0.055
0.751 -80.484
95.818
0.684
0.059
0.696 -93.445
0.591
82.137
0.661 -106.300
0.068
66.344
0.478
0.072
0.638 -117.371
0.409
52.770
0.077
0.610 -128.128
0.358
44.579
0.076
0.615 -136.044
30.598
0.310
0.080
0.621 -142.946
0.284
22.221
0.088
0.599 -148.540
0.269
15.539
0.083
0.608 -156.171
8.131
0.255
0.083
0.602 -160.085
0.224
0.887
0.089
0.621 -164.600
0.204 -10.477

VGS= 1.0000e-001
65.937
63.211
58.325
55.439
50.591
48.435
46.013
37.441
28.562
20.011
19.601
10.649
7.247
3.168
-2.201
-11.279
-3.064

0.937
0.930
0.927
0.918
0.916
0.913
0.907
0.894
0.871
0.816
0.928
0.801
0.872
0.851
0.840
0.861
0.837

VBS= 0.0
-6.701
-7.773
-9.178
-9.908
-11.000
-11.996
-13.185
-15.732
-19.774
-23.359
-22.525
-29.754
-32.195
-36.091
-38.959
-45.415
-46.888

A small-signal equivalent circuit topology of Fig.3.1(a) was then constructed

Figure 4.6 Small-signal equivalent circuit model before optimization. Element
value variation ranges are specified in the circuit.
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Table 4.4 Optimization goals for S-parameter optimization.

OPTIMIZATION GOALS
Value
Item

Freqs Name
Goal
Gooc
Bad

Octfreq
MAG((Mod.S11—Mea.S11)/Vea.S11)
0
.01

Frecs Name
Goal
Gooc
Bad
Bad
Bad

Optfreq
MAG((Mod.S12—MealS12)/Mea.S12)
0
.01

Frecs Name
Goal
Good
Bad
Bad

Optfreq
VAG((Mod.S21—Vea.S21)/Mea.S21)
0
.01

Freqs Name
Goal
Good
Bad
Bad

Ootfrec
MAG((Mod.S22—Mea.S22)/Mea.S22)
0
.01
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Table 4.5 Optimization method for S-parameter optimization.

OPTIMIZATION PARAMETERS
Item

Value

Set—Up Information:
Optimization Method
P Factor
Minimum Error
IterationsIterations Per Update

gradient
4
.001
25
5

Outputs to he Saved:
Error vs Iteration

yes

Figure 4.7 Modeled and measured S-parameter comparison for MESFET
R240522. The bias vltages are Vgs=+0.1V, Vds=3.0V.

( VDS=3.0V VGS=0.1V IDS=1.32mA )
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Figure 4.8 Optimized element values for the small-signal equivalent circuit. The
bias voltages are Vgs=+0.1V and Vds=3.0V.
35
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into a design icon as shown in Fig.4.6. Note that the initial values for all the
bias dependent elements with variation ranges are specified in the circuit. The
optimization goals and optimization method were then setup as shown in
Table 4.4 and Table 4.5. The optimization goals set up the error requirements
for measured and modeled S-parameter comparison. The optimization
method specifies whether gradient, random, or hybrid optimization approach
is used. The optimization can then be initiated. The model-predicted Sparameters were compared with the measured data which have already been
stored in the dataset. The optimization process was stopped when the error
goals are met. The comparison of measured and modeled S-parameters at
bias Vgs=+0.1V and Vds=3V is given in Fig.4.7. The optimized equivalent
circuit elements are finally extracted as shown in Fig.4.8.
The same procedure was followed by all other bias points. The
variations of the bias dependent elements with bias voltages Vgs,, and Vds
were then obtained as shown from Fig.4.9(a) to Fig.4.9(g).
Cgs increases as
/ VTO)m Fig.4.9(a) shows that the active channel capacitance
(32)
Vgs increases. This is due to the decrease of the depletion depth under the
gate. Also, at a fixed gate voltage Vgs, Cgs
monotonically as Vds
C increases
=
increases. This is due to the charge accumulation effects in the channel.
However, the dependence of Cgs on Vgs is much stronger than that on Vds. It
is thus always assumed that Cgs is the function of Vgs only. A general
by
empirical
gs as function of Vgs is given
gs0
/ (1- Vequation describing Cgs

VTQ

Figure 4.9(a) Gate-source capacitance Cgs bias dependent characteristics.
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Figure 4.9(b) Gate-source resistance Ri bias dependent characteristics.
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Figure 4.9(c) Drain-gate capacitance Cdg bias dependent characteristics.
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Figure 4.9(d) Drain-source capacitance Cds bias dependent characteristics.
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Figure 4.9(e) Drain-source resistance Rds bias dependent characteristics.
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Figure 4.9(f) Transconductance gm bias dependent characteristics.
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Figure 4.9(g) Delay time τ bias dependent characteristics.
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Fig.4.9(c) shows that the feedback capacitance Cdg decreases sharply
DS,SAT. This reduction is the evidence of
charge accumulation at channel edge of the gate. C
Cdg in the saturation region

as Vds approaches saturation voltage

dgvalue. A constant
is almost independent of Vgs.
V Also, it is very small in

is

thus assumed in a MESFET large-signal model. Capacitance Cds in Fig.4.9(d)
is less dependent on

. It is also very small in value. The dependence on

Vgs can be neglected. C is thus treated as a constant in a large-signal model.
Fig.4.9(b) shows that
ds
Ri is a strong function of Vgs
Vds
gs in saturation region .
It decreases
increases, and is lessas
dependent
Von Vds. An empirical
equation described Ri as function of Vgs is given by

Ri = Ri0c / 1+ Vgs/B

(33)

Rds in Fig.4.9(e) is seen to be the function of both Vgs and Vds. It

decreases as Vgs increases, and increases as Vds increases.
gm

in Fig.4.9(f) is a strong function of Vgs but is less dependent on Vds.

T in Fig.4.9(g) decreases as Vgs increases since the MESFET is kept turnedon. Also it is less dependent on Vds.

4.4 Element Bias-Dependent Functions
The small-signal S-parameter optimization in Section 4.3 provides the results
of circuit elements as functions of bias voltages Vgs and Vds . It is also shows
that the most bias dependent elements are Cgs, Ri, Rds , gm and τ (related to Ids
current source). The mathematical dependence functions for the elements
must be available for the construction of a Willing type large-signal model.
These functions can be obtained by curve fitting technique.
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The method used here was slightly different from traditional Willing
curve fitting technique. Instead of purely relying on polynomial curve fitting,
empirical equations for the elements were used. ORIGIN curve-fitting
software was applied as the fitting tool. The empirical equations were fed
into the software, and the fitting parameters could be found.
It has been shown in Section 4.3 that Cgs
Ri functions
are the
of RiV
gs and
C 0 /T(O1)+λ21 +
ds0
-/= - RiCgs0
/ (1
-=
only. The empirical equations for these two parameters are repeated here

/ B (34)TO)m (34)

As for the drain current source Ids,
Ids =a(A0
modified
ß1 (+ A1V1 + Curtice
A2 V12 + equation
A3V13 ) tanhwas
(γ
developed for the curve fitting.=
The Curtice quadratic model equation is given as
ds
ds))
where VTO is the threshold voltage of the MESFET. 131, X, and

(36)
(37)
a

are the

fitting parameters determined by DC-measurement.
The Curtice cubic model equation is given as:

where
V1 = Vgs [1 + ß2 (
ds

)] (38)

and Vdso is the drain-source voltage where parameters A0, A1, A2 and A3 are
evaluated.
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Eq.(36) can not describe Ids behavior in high Ids region accurately, while
Eq.(37) can not describe Ids behavior accurately in high

Vds

region. A

modified Curtice empirical equation that combines Eq.(36) and Eq.(37) was
found to be quite accurate:
α
λ
Ids
A3
2
α

= ß1(

) ds
(39)
A0 + V
Vgs
Vds
Vds
Ags13Vgs
) tanh(
+ 2 (40)
) (1 + gs │V ds /∂V I ∂ = ds
+
))

As for Rds, it is equal to 1/gds
g , where gds is given by

which is equal to
gα
λd., = ß1 ( Ao ++ V
A2 V2 + A3 Vgs3 )(λ tanh(

ds ds)+
) / cosh(
α(1+
(41)

Eq.(34), (35), (39) and (41) are the bias dependent functions which will be
used for curve fitting to construct a large-signal model.
By using ORIGIN curve-fitting software and fitting Eq.(34) and Eq.(35)
to the data obtained from Fig.4.9(a) and Fig.4.9(b) at Vds=3.0V,
V
the biasdependent functions of Cgs and
Ri for
R240522
can be found
= 0.309
/ (1(42)
1.294 /0.75) gs as

Ri = 16.02 / 1+
gs / 0.215

(43)

As for Ids, the experimental data is the one shown in Fig.4.1. HP85150B
MDS was used to accomplish the fitting. A "curve-tracer" as shown in

Figure 4.10 MESFET "curve-tracer" setup in HP85150B MDS. The MESFET
output characteristics can be "measured" by this setup.
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Figure 4.11 Simulated and measured MESFET R240522 output characteristics
comparison. Good match is obtained.

49

Fig.4.10 was first built into a design icon. The constructed MESFET largesignal model was then "measured" by this "curve-tracer". By slightly
adjusting the fitting parameters in Eq.(39), the simulated output Ids-Vds
characteristics was matched reasonably well with Fig.4.1. The result is shown
in Fig.4.11. The bias dependent function of Ids for R240522 is then given by
=

0.46( 0.0003218 — 0.00675 Vgs + 0.17427 Vgs2 — 0.22933 Vgs3 ) (1+ 0.1676 Vds) tanh(1.50 Vds)

(44)
where A0, A1, A2, A3 are determined from curve fitting of the Ids-Vgs
data in
Ids
Fig.4.1 at Vds=3.0V. The parameters to be adjusted in the "curve-tracer" are
ß1,

λ, and α.

4.5 Large-Signal Model For MESFET R240522
A Willing type large-signal model of MESFET R240522 can filially be built
based upon all the constant element values have been determined, as well as
Eq.(42), (43), (44) and (41) for the bias dependent elements Cgs, Ri, Ids, and
Rds.

In order to have the bias dependent elements included in the model, a

symbolically-defined device (SDD) in HP85150B MDS was used.
SDD is such a device by which the user can use an equation to specify
the terminal current and voltage relationship of the device. This is just
suitable for the construction of the bias dependent elements of a Willing
large-signal model. Especially, the following formula are needed for a
voltage-dependence capacitor:
I(t)

=∂Q/∂t = (∂C/∂V ∂V/∂t) V(t)+C(V)(∂V/∂t)
Ot
(t)=V/∂I C+) (46)

(45)

Figure 4.12 Symbolically-defined device (SDD) for Cgs. The bias dependent
function is based on Eq.(42).
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Figure 4.13 Symbolically-defined device (SDD) for Ri. The bias dependent
function is based on Eq.(43).
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Figure 4.14 Symbolically-defined device (SDD) for Ids. The bias dependent
function is based on Eq.(44).
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Figure 4.15 Symbolically-defined device (SDD) for Rds. The bias dependent
function is based on Eq.(41).
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Figure 4.16 MESFET R240522 large-signal equivalent circuit model. The
four bias dependent elements are represented by the SDDs.
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In frequency domain, ∂/∂t can be replaced byω.j The terminal current for Cgs
of Eq.(34) is then given by/

Icgs = jωVgsCgs0/ (1-Vgs/VTO)m (1 mVgs
+ /VTO(1-Vgs/VTO)

(47)

The symbolically-defined device (SDD) for Cgs, Ri, Ids, and Rds, is shown in
Fig.4.12, Fig.4.13, Fig.4.14, and Fig.4.15, respectively. The final large-signal
model for R240522 is shown in Fig.4.16. The four SDDs have been
incorporated into the model.

Chapter 5

MICROWAVE GaAs MESFET
NONLINEARITY SIMULATION
AND MEASUREMENT
The construction of a MESFET R240522 large-signal model has been
completed. The nonlinearity of the MESFET can now be simulated by
HP85150B Microwave Design System. The simulation results will be
compared with practical intermodulation measurements. The model accuracy
will then be verified.

5.1 Intermodulation Measurement Setup
in HP 85150B MDS
Fig.5.1 is the MESFET intermodulation measurement setup in HP85150B
Microwave Design System where no external matching circuits are included.
The MESFET is connected directly to 50Ω line. This allows the output
information directly related to the MESFET rather than the matching circuits.
Two equal amplitude fundamental input signals f1=0.83GHz and f2=0.84GHz
are combined to the input. The bias point is Vgs=+0.2V and Vds=3.0V. Total
power dissipated is 12.22 mW. The input power level is specified to vary
continuously.
Instead of measuring the power directly, the node voltages Voutand Vin
on output and input terminals are measured. This is accomplished by placing
a voltage probe at the node of interest. In HP85150B MDS, this probation is
simply realized by putting a wire label at the corresponding position.
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Figure 5.1 MESFET intermodulation measurement setup in HF85150B
Microwave Design System. The frequencies of the two fundamentals are
f1=0.83 GHz and f2=0.84GHz. The input power Pi is swept continuously.
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The voltage probed is a peak voltage. The related average power is given by
=

2

Vout2 / 2 Rout (48)

If the unit of the power is in dBm, it will relate to the voltage by
1000
Pout
Pout
P
Po
Pi
(dBm) = 10 Log (V2out
/ 2x RL )

(49)

For a load impedance of 50Ω
(50)

(dBm) =10 + dB( Vout)
Power gain is defined as
Gpo (dB) =

(51)

(dBm)) —— Pi ((dBm)

Gain compression is defined as
Compression (dB) = Gp (at lower power )— G p at higher power

(52)

Third-order intercept point power TOI is given by Eq.(1) and is rewritten
here
ooIMD3
TOI
(dBm) =

+(

) /2 (53)

The power added efficiency is defined as
PAE (%) =

— (mW)
(mW)
(mW)
/ Pdc
(54)

It is clear that as long as voltage Vout is probed, all the parameters
related to the nonlinearity of a MESFET can be displayed by the software.

5.2 Simulation and Measurement Results
Fig.5.2 is a demonstration of the output power spectra. Many IMD products
are observed in the figure. The two input signals f1 and f2 were chosen at
700MHz and 800MHz rather at 0.83 GHz and 0.84 GHz to separate the
intermodulation products from the fundamental signals even further.

Figure 5.2 Simulated MESFET R240522 output power spectra. f1/=0.70GHz
and f 2=0.80GHz are chosen in this figure. The intermodulation products can be
observed more clearly.
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Figure 5.3 Simulated MESFET R240522 power transfer characteristics. The 3rdorder IMD power is also shown. P1dB is about -7,4 dBm. The bias voltages are
Vgs =+0.2V and Vds =3.0V.
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Figure 5.4 Power gain and gain compression simulation results. The power gain is
equal to 10.14 dB. The bias voltages are Vgs=+0.2V and Vds =3.0V.
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Figure 5.5 Third-order intercept point power TOI and power added efficiency PAE
simulation results. TOI=6.421 dBm. The highest PAE is equal to 1.6%. The bias
voltages are Vgs=+0.2V and Vds=3.0V. Pdc=12.22mW.
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Figure 5.6 Simulated and measured result comparison for input TOI as function of
Ids
The results show that the linearity of the MESFET becomes worse at higher Ids .
The drain voltage was set to Vds=3.0V..
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Fig.5.3 shows the simulated power transfer characteristics for the
fundamental signal and third-order intermodulation signal. The 1 dB
compression point is about -7.4 dBm at bias point of Vgs=+0.2V and
Vds=3.0V. This MESFET is thus a small power device.
Fig.5.4 shows the simulated power gain and gain compression at the
same bias voltages. The power gain at lower input power level is 10.14dB. It
drops as input power level increases since the output power is compressed at
higher input power level.
Fig.5.5 shows the third-order intercept point power TOI and power
added efficiency PAE as functions of input power level. The TOI at low
power level (flat region) should be taken as the correct TOI since it is in
linear region and the linear extrapolation of the fundamental and third-order
IMD curves at this region will give a more reliable value of TOI. The power
added efficiency PAE is quite small. The peak value is only at about 1.6%.
The small PAE indicates that the device is operated in a class-A state.
Practically, the input TOI is also measured to characterize a MESFET
since it is more easily measured practically. As mentioned before, the gm
nonlinearity or Ids nonlinearity is the most important nonlinear source in a
MESFET. Therefore, TOI as function of Ids is usually measured to
demonstrate the MESFET nonlinearity. Fig.5.6 shows the simulation result
ds The linearity is better at lower Ids while it is
for input TOI as function of Ids.
worse at higher I . This is partially due to the input impedance matching.
MESFET is a high input impedance device. It matches well when the device
is turned-on more. And the nonlinear components will transfer to the source
resistance more easily. As a comparison, the actual input TOI measurement
result for a device on the same wafer is also shown in the figure. Reasonable
match is obtained. The measured device is a 800µm gate width device and
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has higher current capability, while the gate width of the simulated device is
only 200µm, it can not operated into higher Ids region. However, the same
variation trend is obtained and the match is reasonable well. This proves the
success of the large-signal MESFET model construction.

Chapter 6
CONCLUSIONS
In summary, the construction of a 0.5µm gate length ion-implanted
microwave GaAs MESFET large-signal equivalent circuit model by
HP85150B Microwave design System has been investigated. The large-signal
model is based upon the optimization of small-signal S-parameter
measurement and DC measurement. The nonlinear behavior of the MESFET
is represented by four bias-dependent elements in the model. The
symbolically-defined-device (SDD) allows the inclusion of such bias
dependent elements in the model equivalent circuit. The simulation of the
MESFET intermodulation characteristics by HP85150B Microwave Design
System has been successful. The third-order intermodulation intercept
simulation results match reasonably well with the measurement data. The
probing of the terminal voltages Vin and Vout provides the necessary
information about all the possible spurious emission products at input and
output of the MESFET. The power transfer characteristic provides key
parameters for the characterization of a linear MESFET. These parameters
are compression point output power1dB
P and third-order intercept point
power TOI. The power gainp,Gpower added efficiency (PAE), and power
compression can all be determined from the transfer characteristics.
This thesis research was based upon the basic understanding of the
nonlinear theory, MESFET modeling techniques, and a powerful CAD tool.
A large amount of work has been spent on the construction of a large-signal
model since the bias dependent functions must be obtained by the
optimization of large sets of small-signal S-parameters under various bias
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conditions and frequency ranges. Finally, the basis for a MESFET physicsbased analytical large-signal model was provided in Appendix . This model is
highly desirable by a transistor design engineer. To foresee the microwave
performance as function of design geometrical and material parameters of a
MESFET is the future goal for a transistor or MIMIC designer in the foundry.

Appendix
GaAs MESFET Physics-Based
Large-Signal Model
As a microwave transistor or MMIC design engineer, it is highly desirable to
predict the microwave performance at design stage. The model employed for
the nonlinearity analysis above, however, was obtained from measurement of
S-parameters and DC-characteristics, and it has little to do with the device
geometrical and material parameters. The designer will be very uncertain
about the outcome of the design parameters chosen. Physics-based largesignal GaAs MESFET analytical model provides an opportunity.
The two-dimensional GaAs MESFET physics-based model [4-7] is
based upon the following charge transport equation in the channel:
Poisson's equation
Conduction Current
Current continuity equation

and

∇

2

ψ ≡ - q / εo εr [ Nd(y)— n(x,y)] (A.1)

(A.2)
J
≡ - q n
v+qD∆n
∇∙

(A.4)
t ∂ / E ∂ εr εo (A.3) t+  J ≡ t  J
J
≡ q ∂n /∂t 

E
≡ -∇ ψ
(A.5)
(A.6)  E) ( -µ ≡ v

where E
≡ ∆ ψ is the electrical field, ψ the electrical potential, q the
electron charge, εo εr the permitivity of the GaAs channel material, Nd the
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donor concentration in the channel, n the free electron density, J
the
conduction current density (drift + diffusion), J
, the total current density
(conduction
+ displacement current), and µ(E)
(E) the electron mobility which is
µ
dependent on the electrical field in the channel.

The above equations should have been solved for ψ and J
by
numerical techniques. But the numerical solution approach is very time
consuming and not suitable for the circuit simulation application. An
analytical solution was then developed which speeds up the simulation
substantially.
To solve the equations above analytically, the device dimensions and
doping profile should be given. The gate and drain bias voltages will be given
as boundary conditions. The velocity-electric field relation v =

—

E


should be also given. If potential is solved, current J will be also known.
In order to solve for ψ, Nd (y) and n(x,y) in Eq.(A.1) should be first
determined. The Nd (y) is determined from ion-implantation doping profile
which can be arbitrary. This profile could be found by C-V measurement. By
least-square fit to this measurement data, an analytical function for Nd (y) is
found.
To derive an analytical expression for n(x,y), it should be first noticed
that the MESFET active region under the gate is subdivided into three parts
as shown in Fig.A.1: a depletion region right under the Schottky barrier gate
where n =0; a conducting channel region near the buffer layer where n = Nd;
and a transition region in which n(x,y) varies smoothly from 0 to Nd along the
y-direction.
Since the numerical solutions to Eq.(A.l)-Eq.(A.6) can give a free
electron density distribution n(x,y), an analytical expression for n(x,y) in
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the transition region can be found by curve fitting these numerical solution
results as given by Khatibzadeh et al [6] :
n(x , y) = N (y) [1 + γ (x — L1 )] T (d (x), y)

(A.7)

where L1 denotes the separation point between the linear and saturation
region. The γ and L1 can be determined from the boundary and bias
conditions. And T(d(x), y) is a transition function which is given by

T(d(x), y) = 1- / 1/1+exp (y - d(x)/λ) (A.8)

Figure A.1 The Three Parts in a MESFET Active Channel Region

With given Nd (y) and n(x, y), potential ψ can now be solved.
Following Yamaguchi et al [4], the solution to Eq.(A.1) can be represented
where
byψ1a,
linear superposition
of two components, i.e. ψ = ψ0 +

y
0 is

due to the impressed voltages on the electrodes, and ψ1 is due to the space
charge in the channel.
ψ0 satisfies Laplace's equation with the following boundary conditions:
∇2ψ0= 0

(A.9)

71

ψo
ψo(L,a)
(0,a)=0
=V0
(A.10
(A.10 a)
b)
∂ψo/∂y (x,a)=0 (A.10 c)
ψ0(x,0)=0 (A.10 d)

ψ1 satisfies Poisson's equation with the following boundary conditions:

∇2 ψ1 = q /

εo εd (Nd - n)

(A.11) (A.12a) =0 a) (0, 1 ψ
(A.12b)

where Vbi is the built-in voltage of the gate Schottky contact, Vg, is the
applied gate-source voltage, and Vds = V1 +
voltage.
Khatibzadeh shows that [6] the solution to Eq.(A.9) is given by

sinh((πy/2a
πx/2a
) sin
= V0 / sinh
πLg /2a

(A.13)

While the solution to Eq.(A.11) is dependent on the carrier concentration n:

1 V

7

((A.16)
dψ1
+d1
)V1/Lg
dt
= F2
,L1≤T-0F1x≤V(x
x≤x))
bi
≤ ,y
τ )dtV1/Lg
=-q/
-εrVεrbi∫ay∫at
(A.10
(A.15)
(A.17)
(A.19)
F2
== -q/
-Vbi
q/xεo
εd
εr
F1
F1
dd1,
,τ)N
y )b)
where,
dd1
=τ,
x)
∫ay∫at
,xVgs
L1
VL1d+
p0
V1/Lg
xεo
+Vgs
q/
εoεo
γ
T (A.18)
(x
d1
-(x),
(x),
L1
dy))y+1V(/gL x+qε/o rτγ( x-1L
-q/εo εr F1
-q/εo εr F1
(

If d(x) and γ are known, F1
F2 and

will also be known, and ψ1 can b

e determined. Unfortunately, for the arbitrary doping profile in the channel,
there is no analytical expression for d(x) available.
To solve d(x), apply Eq.(A.12 d) to Eq.(A.14), then

For any given x and Vgs, F1(d(x)) can be tabulated numerically. And cubic
spline interpolation can be used on the tabulated number to get d(x).
To determine γ, applying Eq.(A.12 d) to Eq.(A.15) yields ,

Define a pinch-off voltage Vp0 at which the channel is completely
p0, =V
pinch-off at the source side (x=0). If Vgs

d(0), → α, and n (0,y) → 0.

From the definition of Vp0 and F1(d), it follows that
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(d) =
So if F2
F1
F2
and are known,

) d1( )-F bi V - 0 V (p q / r ε o ε - V1 / q Lg F2(d1)

(A.21)
(A.22)

will also be known. This leads to the

determination of γ :
γ = - εo εr

(A.22)

(γ = 0, if L1 < x <Lg )
If V1 > 0, and γ < 0, charge depletion in the channel occurs. If V1 <0, and γ >
0, charge accumulation in the channel occurs. V1 can be determined from the
channel continuity equation Id = Is by iteration approach.
The input data for solving the above equations are the MESFET
geometrical and material design parameters as well as bias voltages. The
solutions will be in the form of instantaneous terminal (gate, source, and
drain) current and voltage relations. Small-signal S-parameters or Yparameters of the MESFET can be determined from these solutions. A
commercially available physics-based MESFET simulator--FETPro by
GaAsCode Ltd. has been released [13]. This simulator can provide MESFET
S-parameter data and a bias dependent small-signal equivalent circuit model.
The inputs to the simulator are the MESFET structural parameters and bias
voltages.
In order to use this physics-based model effectively for a nonlinear
circuit analysis, the technique of interacting this model with a simulator must
be developed. There are three possible approaches available:
The first approach is to interact this physics-based analytical model
with an analysis program directly by harmonic balance technique as
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described by Khatibzadeh et al [6]. However, this needs special skill of
writing the whole CAD program, and it is usually not an easy task.
The second approach is the construction of a large-signal equivalent
circuit model as described in this work. An automatic large-signal model
extraction program can also be used if it is available [14]. Since the physicsbased model can provide S-parameters, the same measurement-oriented
extraction procedures can be adopted to extract a large-signal equivalent
circuit model for the MESFET. The model is then embedded into the external
circuit, and the MESFET or the whole MMIC can be analyzed. This
device/circuit linking technique offers the advantage of fully utilizing the
powerful CAD tools existing such as HP85150B Microwave Design System.
The third approach is by using Root model [15]. This is a data-base
model in which there are no pre-defined empirical or physical equations to
represent the model currents and charges as functions of terminal voltages. It
uses S-parameter data stored in a tabular form and interpolates them to arrive
at model port relations or equivalent circuit element constitutive relations.
The model generation is thus fast and very accurate. The S-parameters can be
obtained from practical measurements or from physics-based device
simulations. The Root model has been incorporated in HP85150B MDS
revision B.04. The combination of FETPro and HP85150B MDS revision
B.04 would be a better choice for the physics-based simulation by a designer
in the foundry.
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